N Channel MOSFET

Applications:

- PWM applications
- •AC-DC Switching Power Supply
- Load switch
- Power management


Features:

- •VDS = 30V,ID =86A RDS(ON) < 5.5 m Ω @ VGS =10V RDS(ON) < 11m Ω @ VGS =4.5V
- ·High Power and current handing capability
- Surface Mount Package
- •RoHS Compliant

_	_
_	λ
(F	b
v	~)

Lead Free Package and Finish

lo	Rds(ON)(Max.)	VDSS
86A	5.5mΩ	30V



Not to Scale

Ordering Information

Part Number	Package	Marking
RS30N86D	TO-252	RS30N86D

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS30N86D	Units
VDSS	Drain-to-Source Voltage	30	V
ID	Continuous Drain Current (Tc=25℃) (Note*1)	86	
טוט	Continuous Drain Current Tc=100°C	50	Α
IDМ	Pulsed Drain Current (Note*2)	170	
PD	Power Dissipation (Tc=25℃)	83	W
PD	Power Dissipation (Tc=100°C)	42] vv
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy (Note *3)	306	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}\! \mathbb{C}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 175	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS30N86D	Units	Test Conditions
RθJC	Junction-to-Case	1.8	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +175℃.

Copyright Reasunos http://www.reasunos.com REV:A0 JULY.2021 Page 1 of 7

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	30			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μΑ	VDS=30V,VGS=0V
ICSS	Gate-to-Source Forward Leakage			100	nΛ	VGS=+20V VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	VGS=-20V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
PDS(on)	OS(on) Static Drain-to-Source On-Resistance		4.7	5.5	mΩ	VGS=10V,ID=30A
KD3(0II)			7.8	11	11152	VGS=4.5V,ID=24A
VGS(TH)	Gate Threshold Voltage	1.0	1.5	3.0	V	VGS=VDS,ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		20			VDS=10V
trise	Rise Time		15		nS	VGS=10V VGS=10V ID=30A RGEN=2.7Ω
td(OFF)	Turn-OFF Delay Time		60			
tfall	Fall Time		10			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		2330		pF	VGS=0V VDS=15V f=1.0MHz
Coss	Output Capacitance		460			
Crss	Reverse Transfer Capacitance		230			
Qg	Total Gate Charge		51			VDS=10V
Qgs	Gate-to-Source Charge		14		nC	ID=30A VGS=10V
Qgd	Gate-to-Drain("Miller") Charge		11			

Copyright Reasunos http://www.reasunos.com REV:A0 JULY.2021 Page 2 of 7


Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ISD	Source-Drain Current(Body Diode)		-	86	А	Integral pn-diode in MOSFET
Vsd	Diode Forward Voltage			1.2	V	IS=24A,VGS=0V
trr	Reverse Recovery Time		32	50	nS	VGS=0V
Qrr	Reverse Recovery Charge		12	20	nC	IF=80A,di/dt=100A/μs


Notes:

EAS condition: TJ=25°C,VDD=15V,VG=10V, RG=25Ω,L=0.5mH,I_{AS}=35A

Typical Electrical and Thermal Characteristics (Curves)



Vds Drain-Source Voltage (V) Figure 1 Output Characteristics





TJ-Junction Temperature()
Figure 4 Rdson-JunctionTemperature

Copyright Reasunos http://www.reasunos.com REV:A0 JULY.2021 Page 3 of 7

^{*1.} The maximum current rating is package limited.

^{*2.}Repetitive rating; pulse width limited by maximum junction temperature.*3.







Square Wave Pluse Duration(sec)
Figure 11 Normalized Maximum Transient Thermal Impedance

Test Circuit

1) EAS Test Circuits




2) Gate Charge Test Circuit:





Copyright Reasunos REV:A0 JULY.2021 Page 5 of 7 http://www.reasunos.com

3) Switch Time Test Circuit:



Package outline drawing





Copyright Reasunos http://www.reasunos.com REV:A0 JULY.2021 Page 6 of 7

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A0 JULY.2021 Page 7of 7