


ID	R <sub>DS</sub> (ON)(Typ)	VDSS
20A	160mΩ	650V

### **Applications:**

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)
- AC-DC Switching Power Supply

#### **Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



### **Ordering Information**

Part Number	Package	Marking	Packing	Qty.
RS65R190F	T0-220F	RS65R190F	Tube	50 PCS

### Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RS65R190F	Units
VDSS	Drain-to-Source Voltage	650	V
ID	Continuous Drain Current TC=25℃	20	
ID	Continuous Drain Current TC=100°C	13	A
IDM	Pulsed Drain Current (Note*1)	60	
PD	Power Dissipation	34	W
VGS	Gate- to- Source Voltage	±30	V
	Single Pulse Avalanche Engergy		
EAS	L=10mH,VDS= 50V, RG = 25 $\Omega$ , TC=25 $^{\circ}$ C	310	mJ
dv/dt	MOSFET dv/ dt ruggedness VDS = 0400V	50	V/ns
dv/dt	Reverse diode dv/dt VDS = 0400V, Tj = 25°C, ISD≤ID	15	V/ns
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300	
	Package Body for 10 seconds	260	℃
TJ and	Operating Junction and Storage	EE +0.1EO	1
TSTG	Temperature Range	-55 to 150	

 $<sup>^{\</sup>ast}$  Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the" Absolute Maximum Ratings" Table may cause permanent damage to the device.



### **Thermal Resistance**

Symbol	Parameter	RS65R190F	Units	Test Conditions
				Drain lead soldered to water cooled
RθJC	Junction-to-Case	3.7		heatsink, PD adjusted for a peak
			°C/W	junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	80		1 cubic foot chamber,free air.

### **OFF Characteristics** TJ= 25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	650			٧	VGS=0V,ID=250μA
IDSS	Drain- to- Source Leakage Current		1	1	μΑ	VDS=650V,VGS=0 V
	Gate- to- Source Forward Leakage			100		VGS=30V ,VDS=0V
IGSS	Gate- to- Source Reverse Leakage			-100	nA	VGS=-30V ,VDS=0 V

### ON Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance(Note*2)		160	190	mΩ	VGS=10V,ID=10A
VGS(TH)	Gate Threshold Voltage	2		4	٧	VGS=VDS,ID=250μ A

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		23			
trise	Rise Time		35			VDS=325V
td(OFF)	Turn- OFF Delay Time		113		nS	ID=20A RG=25Ω
tfall	Fall Time		28			



# **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1490	ŀ		VGS=0V
Coss	Output Capacitance		101	1	pF	VDS=50V
Crss	Reverse Transfer Capacitance		2.3			f=1.0MHz
Qg	Total Gate Charge		36	-		VDS=520V
Qgs	Gate- to- Source Charge		7.2	-	nC	ID=20A
Qgd	Gate-to-Drain(" Miller") Charge		16	-		VGS=10V

### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			20	Α	Integral pn- diode
ISM	Maximum Pulsed Current			60	Α	in MOSFET
VSD	Diode Forward Voltage			1.4	٧	IS=20A,VGS=0V
trr	Reverse Recovery Time		347		nS	VR=100V
Qrr	Reverse Recovery Charge		5		μC	IS=20A,di/dt=100A /μs

### Notes:

<sup>\* 1.</sup> Repetitive rating, pulse width limited by maximum junction temperature.

<sup>\* 2.</sup> Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%



### **Typical Feature Curve**

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance VS.Drain Current




Figure 4. Capacitance







Figure 5. Gate Charge







REV:P-B01-03-2024 www.reasunos.com



Figure 7.On-Resistan ce vs. Junction Temperature




Figure 8.Bearkdown Voltage vs.

Junction Temperature




Figure 9.Safe operation area





Figure 10.Transient Thermal Impedance





### **Test Circuits and Waveforms**




Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform



REV:P-B01-03-2024 www.reasunos.com 6 / 8 Copyright Reasunos




# Package outline drawing(TO-220F Unit: mm



Dim.	Min.	Max.
Α	9.95	10.36
A1	4.5	5.0
В	2.95	3.25
С	1.25	1.45
D	12.60	13.60
E	0.40	0.60
F	2.8	3.5
G	1.30	1.45
Н	(2.54	1)
1	(5.08	3)
J	4.60	4.75
K	2.45	2.65
L	6.5	6.8
М	15.4	16.0
N	2.25	3.05
0	0.45	0.55
Р	0.70	0.90

All Dimensions in millimeter



Dim.	Min.	Max.		
W	9.95	10.36		
W1	(2.54)			
W2	0.70	0.90		
W3	1.25	1.47		
L	15.67	16.07		
L1	6.48	6.88		
L2	3.2	3.4		
L3	12.6	13.6		
L4	(3.23	3)		
Т	4.50	4.90		
T1	2.34	2.74		
T2	2.25	2.95		
Т3	0.45	0.60		
T4	(0.	70)		
G	3.08	3.28		



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8 / 8